Logosent Semiconductors
Our Products DSP System Generation Solutions - Optimized for your needs- Use the Logosent SParrow tools and libraries to convert DSP System concepts into integrated RTL (SystemVerilog) and C++ code, ready to deploy on FPGAs/ASICs or CPUs with minimal effort and time- The rich SParrow DSP libraries are pre-verified against MATLAB® models, fully configurable and optimized for deployment in domains like Test & Measurement, RF, Audio and Sensors- The SParrow tools also support popular AP-SOC/FPGA Prototyping platforms like ZedBoard and ZC702, as well as HS-ADC boards like ADI AD9467-FMC-EBZ. Fully Validated Off-the-Shelf IPs & Drivers - Configurable using our DSP generator SParrow Tools- All our IPs are Pre-Verified for accuracy against MATLAB® models, taken through rigorous RTL simulations and fully validated at high Sample/Clock rates on FPGA platforms- All our IP packages are accompanied by the required supporting software, which includes the drivers and other run-time functions to initialize and run the RTL- Our IPs provide the users with highest flexibility in terms of generation-time configurability of RTL and run-time programmability. A version of SParrow is included for configuring each IP. Our Services We offer specialized system development and prototyping services leveraging our own products and internal tools, in order to significantly reduce the turn-around-time and also to ensure quality by virtue of correct-by-construction approaches. The key value additions of our service offerings are: Faster concept-to-deployment turn around- Typically 50% to 75% reduction in efforts (MMs), compared to conventional skilled-resource-based estimates- Reduced number of iterations due to early model based validation and correct-by-construction integration approaches. High quality deliverables- We leverage our pre-verified leaf-library and integration tools for minimizing bugs and system level issues- Our deliverables are typically validated using a three-stage process- MATLAB®/C modelling based feasibility analysis, as applicable- Detailed verification (RTL) through simulations and coverage analysis- Prototyping (depending up on feasibility) on hardware platforms like FPGA/AP-SOC- Emphasis on ensuring portability and compatibility of our deliverables. Configurability of Systems- We offer (on demand) additional capabilities to easily tune/re-configure the systems that we deliver to our clients- The configurability is usually achieved by including a customized version of our system generation tools along with our deliverables. Prototyping Platforms- We have several state-of-the-art equipment and boards in our lab for enabling real-time validations of DSP systems and IPs- Such platforms include XILINX® AP-SOC/FPGA based development boards, HS-ADC/DAC boards, DSOs, function generators etc. Visit for more details :
7-day free trial · no credit card
Verified contacts
6
available on Kipplo
LinkedIn employees
6
1 to 10 range
Open roles
—
no listings
Distinct roles
5
indexed titles
Tech stack
0
tools in use
Monthly traffic
—
organic / mo
Sign up free to see all 6 verified contacts at Logosent Semiconductors
Free for 7 days · 50 credits · no card · only pay for verified records.
Decision-makers and verified team members
6 contacts with verified email or phone · masked until revealed.
- SM
Seema Mathews
Director · Manufacturing & Production
EmailPhone - MM
Meval Mathews. T.
Technical Lead · Information Technology
EmailPhone - SB
Shwetha Bhat
Senior Fpga Engineer · Information Technology
EmailPhone
Showing 3 of 6 verified contacts
Top roles at Logosent Semiconductors
5 distinct titles indexed · top 5 shown.
- 1director
- 1senior digital design engineer
- 1senior fpga engineer
- 1software tech lead
- 1technical lead
Sign up to unlock all 6 contacts at Logosent Semiconductors
Free for 7 days · 50 credits · no card · only pay for verified records.
Sign up to reveal 6 verified contacts at Logosent Semiconductors
7-day trial · no credit card · cancel anytime · only pay for verified records.
Trusted by sales, marketing, and GTM engineering teams.