Cheena Garg
Rtl Design Engineer at Chipspirit
Based in New Delhi, India
7-day free trial · no credit card
Seniority
Staff
Department
Engineering
Location
New Delhi
Industry
Semiconductor Manufacturing
Company size
87
Contact information
Reveal Cheena's email and phone
Direct contact data is gated. Sign up and reveal. You only pay for verified records.
c•••••••@chipspirit.com
Phone
5 credits+91 ••• •••• ••••
You only pay for valid records. Bounced emails and disconnected numbers cost nothing.
Background
About Cheena Garg
RTL Design Engineer at Chipspirit Technologies | HDL| VLSI |Verilog | Semiconductor…
Decision-makers
Other people at Chipspirit
- PJStaff
Pratiksha Jondhale
Staff Rtl Design Engineer · Engineering
- JSManager
Jaspritam Singh
Design Manager · Art, Culture and Creative Professionals
- SNStaff
Sireesha Nallagonda
Design Verification Engineer · Engineering
- SSStaff
Swapnanil Saha
Design Verification Engineer · Engineering
- TROther
Tejasvi Reddy
Design Verification Engineer at Chipspirit · Other
Build a list of verified contacts at Chipspirit
Free for 7 days · 50 credits · no card · only pay for verified records.
Reach more buyers like Cheena
250M+ professionals with verified email and phone. You only pay for records that actually verify.
7-day trial · no credit card · cancel anytime