Mark Keyse

Sr Staff Engineer Digital Asic Design at Borgwarner

Based in Cincinnati, United States

View on LinkedIn

7-day free trial · no credit card

Seniority

Other

Department

Other

Location

Cincinnati

Industry

Motor Vehicle Manufacturing

Company size

19K

Contact information

Reveal Mark's email and phone

Direct contact data is gated. Sign up and reveal. You only pay for verified records.

Email

1 credit

m•••••••@borgwarner.com

Phone

5 credits

+1 ••• •••• ••••

You only pay for valid records. Bounced emails and disconnected numbers cost nothing.

Background

About Mark Keyse

I have worked in the semiconductor industry for 45 years, primarily doing digital design for mixed-signal custom ASICs and FPGAs targeted for aerospace and automotive applications. I have extensive experience using SystemVerilog for both design and verification. Have experience designing communication interfaces, custom memory interfaces, digital control of buck/boost/isolated gate drive power supplies, filtering applications such as CIC filtering, high voltage sensing and sensor interfacing. Project involvement is typically from concept through stable production. Have used Cadence, Siemens (Mentor Graphics) and Synopsys tools for simulation, logic synthesis, linting, code coverage, and fault coverage. Have used Perl for general scripting and for automated Verilog testbench and RTL code generation. Co-inventor on 15 US Patents geared towards automotive applications

Decision-makers

Other people at Borgwarner

Browse the Borgwarner team →

Build a list of verified contacts at Borgwarner

Free for 7 days · 50 credits · no card · only pay for verified records.

Start free

Reach more buyers like Mark

250M+ professionals with verified email and phone. You only pay for records that actually verify.

7-day trial · no credit card · cancel anytime

Mark Keyse Email & Phone Number @ Borgwarner | Kipplo Discover