Taral Chhatbar
Design Verification Engineer at Annapurna Labs
Based in San Jose, United States
7-day free trial · no credit card
Seniority
Other
Department
Other
Location
San Jose
Industry
Computer Networking
Company size
303
Contact information
Reveal Taral's email and phone
Direct contact data is gated. Sign up and reveal. You only pay for verified records.
t•••••••@amazon.jobs
Phone
5 credits+1 ••• •••• ••••
You only pay for valid records. Bounced emails and disconnected numbers cost nothing.
Background
About Taral Chhatbar
15+ Years of Experience in Verification- PCIe - ASIC and FPGA verification -…
Decision-makers
Other people at Annapurna Labs
- MVStaff
Max Vogel
Asic Rtl Engineer · Information Technology
- ABStaff
Alexander Barabash
Senior Software Engineer · Information Technology
- XSStaff
Xiangyu Song
Compiler Engineer Ii · Information Technology
- SKOther
Siddharth Kulasekaran
Power Characterization Engineer · Other
- AKStaff
Andy Keep
Sr Compiler Engineer · Engineering
Build a list of verified contacts at Annapurna Labs
Free for 7 days · 50 credits · no card · only pay for verified records.
Reach more buyers like Taral
250M+ professionals with verified email and phone. You only pay for records that actually verify.
7-day trial · no credit card · cancel anytime