Jeff Schulz
Engineer at Altera
Based in Valencia, United States
7-day free trial · no credit card
Seniority
Staff
Department
Engineering
Location
Valencia
Industry
Semiconductor Manufacturing
Company size
1.9K
Contact information
Reveal Jeff's email and phone
Direct contact data is gated. Sign up and reveal. You only pay for verified records.
j•••••••@intel.com
Phone
5 credits+1 ••• •••• ••••
You only pay for valid records. Bounced emails and disconnected numbers cost nothing.
Background
About Jeff Schulz
Experienced ASIC/FPGA chip designer and small technical team leader. Solid record of closing requirements with marketing, developing scheduling, building architecture and working with various sized teams to then deliver the product to market. Extensive experience working with marketing and software teams and doing trade off exercises to hit the sweet spot in a market. Extensive experience with wireline communcations including Ethernet, packet over sonet (POS), ATM, and Frame Relay. Specialties: Chip architecture, spec development. RTL chip design in VHDL/Verilog.
Decision-makers
Other people at Altera
- TVOther
Tim Vanderhoek
Engineering Manager, High Level Design · Other
- AOManager
Asako Ono
Business Management Manager · Other
- SPOther
Sai Prakash
Ethernet Ip Application Engineer · Other
- JFStaff
Jack Fallows
Fpga Development Tools Engineer · Information Technology
- JHStaff
John Hines
New Product Introduction Technical Analyst - Psg · Information Technology
Build a list of verified contacts at Altera
Free for 7 days · 50 credits · no card · only pay for verified records.
Reach more buyers like Jeff
250M+ professionals with verified email and phone. You only pay for records that actually verify.
7-day trial · no credit card · cancel anytime